

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings of claims in the application:

Listing of Claims:

1 1. (Currently amended): A computing device that provides hardware
2 conversion of control flow in machine code that is executable by said computing device, said
3 machine code ~~also being executable by a target computing device different from said computing~~
4 ~~device, said computing device~~ comprising:

5 predicate assignment means for detecting the beginning and the end of a branch
6 domain of said machine code, operation of said predicate assignment means being invisible to
7 instruction set architecture and thereby invisible to a user; and

8 predicate use means for realizing the beginning and the end of said branch domain
9 at execution time, and for selectively enabling and disabling machine code within said branch
10 domain during program execution, operation of said predicate use means being invisible to
11 instruction set architecture and thereby invisible to a user,

12 said machine code being produced by compiling source code which contains at
13 least one conditional branch instruction.

14 said machine code being executable by a target computing device different from
15 said computing device, wherein said machine code is thereby being executable by said target
16 computing device and by said computing device without recompiling.

1 2. (Previously presented): The computing device according to claim 1
2 wherein said predicate assignment means includes a tracking buffer comprising dedicated
3 storage to store branch information in order to make said predicate assignments.

1 3. (Previously presented): The computing device according to claim 1,
2 wherein said predicate assignment means is operative to assign a canceling predicate to said
3 branch domain in order to delineate said branch domain.

1 4. (Previously presented): The computing device according to claim 3,
2 wherein said predicate use means further includes dedicated registers for said machine code in
3 order to effect arbitrary control flow, said branch domain including at least a disjoint branch
4 domain, a nested branch domain, overlapped branch domains, or a combination of said branch
5 domains.

1 5. (Currently amended): A method for providing hardware conversion of
2 control flow to predicates in order to enable a set of machine code comprising a computer
3 program to be executable within a computing device, said set of machine code being executable
4 within a target computing device different from said computing device, said method comprising:
5 detecting the beginning and the end of a branch domain of selected said machine
6 code in a manner that is invisible to instruction set architecture and thereby is invisible to a user;
7 generating from each said branch domain a predicate;
8 associating said predicate with at least one machine code; and thereafter
9 realizing the beginning and the end of said branch domain at execution time and
10 selectively enabling and disabling execution of machine code within said branch domain
11 said machine code being produced by compiling source code which contains at
12 least one conditional branch instruction,
13 said machine code being executable by a target computing device different from
14 said computing device, said machine code thereby being executable by said target computing
15 device and by said computing device without recompiling.

1 6. (Previously presented): The method according to claim 5 wherein said
2 detecting step includes using a tracking buffer to store branch information to make said predicate
3 assignments.

1 7. (Previously presented): The method according to claim 5 wherein said
2 predicate generating step assigns a canceling predicate to said branch domain in order to
3 delineate said branch domain.

1 8. (Previously presented): The method according to claim 7, wherein said
2 predicate generating further includes using dedicated registers for said machine code in order to
3 effect arbitrary control flow, said branch domain including at least a disjoint branch domain, a
4 nested branch domain, overlapped branched domains, or a combination of said branch domains.

1 9. (Currently amended): A data processor having a first instruction set
2 architecture and configured to execute machine code defined according to a second instruction
3 set architecture different from said first instruction set architecture, the data processor
4 comprising:
5 first logic to produce domain information indicative of a beginning and an end of
6 a branch domain in said machine code; and
7 second logic responsive to said domain information to detect a beginning and an
8 end of said branch domain during program execution,
9 said second logic configured to selectively enable and disable instructions in said
10 branch domain during program execution[[:]],
11 wherein source code comprising one or more conditional branch instructions is
12 compiled to produce a machine code representation of the source code, said machine code
13 representation being executable by both said data processor and by a target data processor having
14 said second instruction set architecture.

15 ~~wherein said data processor can execute said machine code written for said~~
16 ~~second instruction set architecture without recompiling said machine code for said first~~
17 ~~instruction set architecture.~~

1 10. (Previously presented): The data processor of claim 9 wherein said first
2 logic includes a tracking buffer to store said domain information.

1 11. (Previously presented): The data processor of claim 9 wherein said
2 domain information comprises an address of a predicate that corresponds to a branch, an address
3 of a canceling predicate that corresponds to said branch, and a target address of said branch.

- 1 12. (Previously presented): The data processor of claim 9 wherein said branch
2 domain including at least a disjoint branch domain, a nested branch domain, overlapped branch
3 domains, or a combination of said branch domains.